Part Number Hot Search : 
45F120 1N3032 KA3843AM AN158 075784 MTVSS12 KA384 SC804EVB
Product Description
Full Text Search
 

To Download SAA5254P Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  d a t a sh eet preliminary speci?cation supersedes data of july 1993 file under integrated circuits, ic02 1996 nov 07 integrated circuits saa5254 integrated vip and teletext decoder (ivt1.1x)
1996 nov 07 2 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 features complete teletext decoder including page memory and fastext links in a 40-pin dip package automatic processing of extension packet 26 for widest possible language decoding. all our standard language options can be available, and language option is readable via i 2 c-bus 100% hardware compatible with the saa5244a; plug-in replacement and extra market 100% hardware compatible with the saa5244a, except if the special osd symbols were used with the saa5244a, except rom identification number the device is pin-aligned with the other members of the new philips teletext decoder family, i.e. saa5280 and the saa5249, making one hardware solution for the full range low software overhead for the control microprocessor single page acquisition system rgb interface to standard colour decoder ics, push-pull output drive separate text and video signal quality detectors. description the integrated vip and teletext decoder (ivt1.1x) is designed to decode 625-line based world system teletext transmissions. this single-chip teletext decoder hardware is based on the saa5244a with which it is completely compatible. like the saa5244a the device contains all the hardware necessary to decode the teletext, but the saa5254 also contains extra hardware to process the extension packet 26 characters automatically, extending the markets to which the tv chassis can be shipped and opening the possibility of many more language options. ordering information quick reference data type number package name description version SAA5254P dip40 plastic dual in-line package; 40 leads (600 mil) sot129-1 symbol parameter min. typ. max. unit v dd supply voltage 4.5 5.0 5.5 v i dd supply current - 90 120 ma v sync sync voltage amplitude 0.1 0.3 0.6 v v video video voltage amplitude 0.7 1.0 1.4 v f xtal crystal frequency - 27 - mhz t amb operating ambient temperature - 20 - +70 c
1996 nov 07 3 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 block diagram fig.1 block diagram; sot129 (dip40). data slicer and clock regenerator teletext acquisition and decoding analog to digital converter timing chain page memory i 2 c-bus interface crystal oscillator input clamp and sync separator display clock phase locked loop 25 24 1 10 14 sda scl v dd1 v dd2 v ss2 20 v ss3 dcvbs 5 v ss1 6 oscout oscin 2 3 ref 4 7 9 8 11 13 12 oscgnd black iref cvbs pol sttv/lfb mlb207 saa5254 vcr/ffb display y blan rgbref rgb 23 19 21 18 15 to 17 22 odd/even cor hamming checker and packet 26 processing engine
1996 nov 07 4 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 pinning symbol pin description v dd1 1 +5 v supply 1 oscout 2 27 mhz crystal oscillator output oscin 3 27 mhz crystal oscillator input oscgnd 4 0 v crystal oscillator ground v ss1 5 0 v ground 1 ref+ 6 positive reference voltage for the adc. this pin should be connected to +5 v. black 7 video black level storage pin, connected to ground via a 100 nf capacitor. cvbs 8 composite video input pin. a positive-going 1 v (peak-to-peak) input is required, connected via a 100 nf capacitor. iref 9 reference current input pin, connected to ground via a 27 k w resistor. v dd2 10 +5 v supply 2 pol 11 sttv/lfb/ffb polarity selection pin sttv/lfb 12 sync to tv output pin/line ?yback input pin. function controlled by an internal register bit (scan sync mode). vcr/ffb 13 pll time constant switch/?eld ?yback input pin. function controlled by an internal register bit (scan sync mode). v ss2 14 0 v ground 2 r 15 dot rate character output of the red colour information. g 16 dot rate character output of the green colour information. b 17 dot rate character output of the blue colour information. rgbref 18 dc input voltage to de?ne the output high level on the rgb pins. blan 19 dot rate fast blanking output. v ss3 20 0 v ground 3 cor 21 programmable active low output to provide contrast reduction of the tv picture for mixed text and picture displays or when viewing news?ash/subtitle pages; open drain output. odd/ even 22 25 hz output synchronized with the cvbs inputs ?eld sync pulses to produce a non-interlaced display by adjustment of the vertical de?ection currents. y 23 dot rate character output of teletext foreground colour information; open drain output. scl 24 serial clock input for the i 2 c-bus. it can still be driven during power-down of the device. sda 25 serial input/output data port for the i 2 c-bus; open drain output. it can still be driven during power-down of the device. i.c. 26 to 40 internally connected. must be left open-circuit in application.
1996 nov 07 5 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 fig.2 pin configuration; sot129 (dip40). 1 2 3 4 5 6 7 8 9 10 11 12 13 40 39 38 37 36 35 34 33 32 31 30 29 28 27 14 15 16 17 18 19 20 21 22 23 24 25 26 v dd1 oscout oscin oscgnd v ss1 black cvbs iref v dd2 pol sttv/lfb r g b rgbref blan y scl sda i.c. ref v ss3 vcr/ffb odd/even cor saa5254 mlb208 v ss2
1996 nov 07 6 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 quality and reliability this device will meet philips semiconductors general quality specification for business group consumer integrated circuits snw-fq-611-part e . the principal requirements are shown in tables 1 to 4. group a table 1 acceptance tests per lot group b table 2 processability tests (by package family) group c table 3 reliability tests (by process family) table 4 reliability tests (by device type) notes to tables 1 to 4 1. ppm = fraction of defective devices, in parts per million. ltpd = lot tolerance percent defective. fpm = fraction of devices failing at test condition, in failures per million. fits = failures in time standard. test conditions requirements (1) mechanical cumulative target < 100 ppm electrical cumulative target < 100 ppm test conditions requirements (1) solderability < 7% ltpd mechanical < 15% ltpd solder heat resistance < 15% ltpd test conditions requirements (1) operational life 168 hours at t j = 150 c < 1500 fpm; equivalent to < 100 fits at t j =70 c humidity life temperature, humidity, bias (1000 hours, 85 c, 85% rh or equivalent test) < 2000 fpm temperature cycling performance t stg(min) to t stg(max) < 2000 fpm test conditions requirements (1) esd and latch-up esd human body model 2000 v, 100 pf, 1.5 k w < 15% ltpd esd machine model 200 v, 100 pf, 1.5 k w < 15% ltpd latch-up 100 ma, 1.5 v dd (absolute maximum) < 15% ltpd
1996 nov 07 7 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 limiting values in accordance with the absolute maximum rating system (iec 134). characteristics v dd =5v 10%; t amb = - 20 to +70 c, unless otherwise speci?ed. symbol parameter min. max. unit v dd supply voltage (all supplies) - 0.3 +6.5 v v i input voltage (any input) - 0.3 v dd + 0.5 v v o output voltage (any output) - 0.3 v dd + 0.5 v i o output current (each output) - 10 +10 ma i iok dc input or output diode current - 20 +20 ma t amb operating ambient temperature - 20 +70 c symbol parameter conditions min. typ. max. unit supply v dd supply voltage 4.5 5.0 5.5 v i dd(tot) total supply current - 90 120 ma inputs cvbs v sync sync voltage amplitude 0.1 0.3 0.6 v t d(sync) delay from cvbs to tcs output from sttv buffer (nominal video, average of leading/trailing edge) - 150 0 +150 ns d t d(sync) change in sync delay between all black and all white video input at nominal levels 0 - 25 ns v video(p-p) video input voltage amplitude (peak-to-peak value) 0.7 1.0 1.4 v pll catch display pll catching range 7 -- % z source source impedance -- 250 w c i input capacitance -- 10 pf iref r gnd resistance to ground - 27 - k w pol v il low level input voltage - 0.3 - +0.8 v v ih high level input voltage 2.0 - v dd + 0.5 v i li input leakage current v i =0tov dd - 10 - +10 m a c i input capacitance -- 10 pf
1996 nov 07 8 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 lbf v il low level input voltage - 0.3 - +0.8 v v ih high level input voltage 2.0 - v dd + 0.5 v i li input leakage current v i =0tov dd - 10 - +10 m a i i input current note 1 - 1 - +1 ma t d(lfb) delay between lfb front edge and input video line sync - 250 - ns vcr/ffb v il low level input voltage - 0.3 - +0.8 v v ih high level input voltage 2.0 - v dd + 0.5 v i li input leakage current v i =0tov dd - 10 - +10 m a i i input current note 1 - 1 - +1 ma rgbref (note 2) v i input voltage - 0.3 - v dd + 0.5 v i li input leakage current v i =0tov dd - 10 - +10 m a i dc dc current -- 10 ma scl v il low level input voltage - 0.3 - +1.5 v v ih high level input voltage 3.0 - v dd + 0.5 v i li input leakage current v i =0tov dd - 10 - +10 m a f scl clock frequency 0 - 100 khz t i(r) input rise time 10% to 90% -- 2 m s t i(f) input fall time 90% to 10% -- 2 m s c i input capacitance -- 10 pf inputs/outputs c rystal oscillator (oscin; oscout) f xtal crystal frequency - 27 - mhz g v small signal voltage gain 3.5 -- g m mutual conductance f = 100 khz 1.5 -- ma/v c i input capacitance -- 10 pf c fb feedback capacitance -- 5pf black c black storage capacitor to ground - 100 - nf i li input leakage current v i =0tov dd - 10 - +10 m a symbol parameter conditions min. typ. max. unit
1996 nov 07 9 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 sda v il low level input voltage - 0.3 - +1.5 v v ih high level input voltage 3.0 - v dd + 0.5 v i li input leakage current v i =0tov dd - 10 - +10 m a c i input capacitance -- 10 pf t i(r) input rise time 10% to 90% -- 2 m s t i(f) input fall time 90% to 10% -- 2 m s v ol low level output voltage i ol = 3 ma 0 - 0.5 v t o(f) output fall time 3 to 1 v -- 200 ns c l load capacitance -- 400 pf outputs sttv g sttv gain of sttv relative to video input 0.9 1.0 1.1 v tcs tcs voltage amplitude 0.2 0.3 0.45 v v dcshift dc voltage shift between tcs output and nominal video output -- 0.15 v i o output drive current -- 3.0 ma c l load capacitance -- 100 pf r, g and b v ol low level output voltage i ol = 2 ma 0 - 0.2 v v oh high level output voltage i oh = - 1.6 ma; rgbref v dd - 2v rgbref - 0.25 v rgbref rgbref +0.25 v v ? z o ? output impedance -- 200 w c l load capacitance -- 50 pf i dc dc current --- 3.3 ma t o(r) output rise time 10% to 90% -- 20 ns t o(f) output fall time 90% to 10% -- 20 ns blan v ol low level output voltage i ol = 1.6 ma 0 - 0.4 v v oh high level output voltage i oh = - 0.2 ma; v dd = 4.5 v 1.1 -- v i oh = 0 ma; v dd = 5.5 v -- 2.8 v v o(max) allowed output voltage at pin with external pull-up -- v dd v c l load capacitance -- 50 pf t o(r) output rise time 10% to 90% -- 20 ns t o(f) output fall time 90% to 10% -- 20 ns symbol parameter conditions min. typ. max. unit
1996 nov 07 10 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 notes 1. this current is the maximum allowed into the inputs when line and field flyback signals are connected to these inputs. series current limiting resistors must be used to limit the input currents to 1 ma. 2. rgbref is the positive supply for the rgb output pins and it must be able to source the i oh current from the r, g and b pins. the leakage specification on rgbref only applies when there is no current load on the rgb pins. odd/ even v ol low level output voltage i ol = 1.6 ma 0 - 0.4 v v oh high level output voltage i oh = - 1.6 ma v dd - 0.4 - v dd v c l load capacitance -- 120 pf t o(r) output rise time 0.6 to 2.2 v -- 50 ns t o(f) output fall time 2.2 to 0.6 v -- 50 ns cor and y( open drain ) v pu pull-up voltage at pin -- v dd v v ol low level output voltage i ol = 5 ma 0 - 1.0 v c l load capacitance -- 25 pf t o(f) output fall time load resistor of 1.2 k w to v dd ; measured between v dd - 0.5 and 1.5 v -- 50 ns i lo output leakage current v i =0tov dd - 10 - +10 m a t skew skew delay between display outputs r, g, b, cor, y and blan -- 20 ns timing i 2 c - bus (see fig.3) t low clock low period 4 -- m s t high clock high period 4 -- m s t su;dat data set-up time 250 -- ns t hd;dat data hold time 170 -- ns t su;sto set-up time from clock high to stop 4 -- m s t buf start set-up time following a stop 4 -- m s t hd;sta start hold time 4 -- m s t su;sta start set-up time following clock low-to-high transition 4 -- m s symbol parameter conditions min. typ. max. unit
1996 nov 07 11 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 fig.3 i 2 c-bus timing. handbook, full pagewidth mbc764 t buf t f t high t su;dat t su;sto t hd;dat t su;sta t r t low t hd;sta sda scl sda timing chain fig.4 display output timing (a) line rate (b) field rate. (1) also blan in character and box blanking. handbook, full pagewidth 0 4.66 0 0 lsp mla662 - 1 (tcs) 16.67 41 r, g, b, y (1) r, g, b, y (1) display period display period lines 42 to 291 inclusive (and 355 to 604 inclusive interlaced) 291 312 line numbers 56.67 m s 40 m s 64 m s (b) (a)
1996 nov 07 12 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 handbook, full pagewidth 0 4.66 0 2.33 0 32 34.33 27.33 32 64 m s 59.33 621 (308) 622 (309) 623 (310) 624 (311) 625 (312) 1 2 3456 7 308 309 310 311 312 1 2 3 4 5 6 7 309 310 311 312 313 314 (1) 315 (2) 316 (3) 317 (4) 318 (5) 319 (6) 320 (7) lsp (line sync pulse) ep (equalizing pulse) bp (broad pulse) tcs interlaced tcs interlaced tcs non-interlaced mla037 - 2 64 m s 64 m s fig.5 composite sync waveforms. lsp, ep and bp are combined to give tcs as shown. all timings are measured from falling edge of lsp. line numbers placed in the middle of the line. equivalent count numbers in brackets. tcs is available on sttv/lfb pin.
1996 nov 07 13 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 first field start (even) 621 (308) 622 (309) 623 (310) 624 (311) 625 (312) 1 2 3456 7 309 310 311 312 313 314 (1) 315 (2) 316 (3) 317 (4) 318 (5) 319 (6) 320 (7) second field start (odd) tcs interlaced odd/even output (normal sync mode) odd/even output (normal sync mode when vcs to scs mode active) odd/even output (slave sync mode) tcs interlaced odd/even output (normal sync mode) odd/even output (normal sync mode when vcs to scs mode active) odd/even output (slave sync mode) mba073 - 4 2 m s 48 m s 31 m s 2 m s 16 m s 31 m s fig.6 odd/ even timing. line numbers placed in the middle of the line. equivalent count numbers in brackets.
1996 nov 07 14 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 on-chip memory saa5254 page memory organization the organization of the page memory is shown in fig.7. the device provides an additional row as compared with first generation decoders; this brings the display format up to 40 characters by 25 rows. rows 0 to 23 form the teletext page; row 24 is available for software generated status messages and flof/fastext prompt information. fig.7 basic page memory organization. mba274 7 characters for status 8 characters always rolling (time) fixed character written by ivt hardware alphanumerics white for normal alphanumerics green when looking for display page 71 8 24 24 characters from page header rolling when display page looked for 5 to 20 0 1 2 3 4 row 21 22 23 24 25 main page display area packet x / 22 packet x / 23 packet x / 24 stored here if r0d7 = 1 10 14 10 bytes for received page information 14 bytes free for use by microcontroller fig.8 organization of the extension memory. mba275 - 2 packet x / 24 if r0d7 = 0 packet x / 27 / 0 packets 8 / 30 / 0 to 15 1 0 2 row r emark to fig.7 row 0 row 0 is for the page header. the first seven columns (0 to 6) are free for status messages. the eighth is an alphanumeric white or green control character, written automatically by the saa5254 to give a green rolling header when a page is being looked for. the last eight characters are for rolling time. row 25 the first 10 bytes of row 25 contain control data relating to the received page as shown in table 5. the remaining 14 bytes are free for use by the microcontroller.
1996 nov 07 15 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 table 5 row 25 received control data format row 25 d0 pu0 pt0 mu0 mt0 hu0 ht0 c7 c11 mag0 0 d1 pu1 pt1 mu1 mt1 hu1 ht1 c8 c12 mag1 0 d2 pu2 pt2 mu2 mt2 hu2 c5 c9 c13 mag2 0 d3 pu3 pt3 mu3 c4 hu3 c6 c10 c14 0 0 d4 ham.er ham.er ham.er ham.er ham.er ham.er ham.er ham.er found 0 d5 0 0 0 0 0 0 0 0 0 pblf d60000000000 d70000000000 column 0 1 2 3 4 5 6 7 8 9 table 6 page number and sub-code for table 5 bit name description page number mag magazine pu page units pt page tens pblf page being looked for found low for page has been found ham.er hamming error in corresponding byte page sub-code mu minutes units mt minutes tens hu hours units ht hours tens c4 to c14 transmitted control bits register maps saa5254 mode registers r0 to r11 are shown in table 7. r0 to r10 are write only; r11 is read/write. register map (r3), for page requests, is shown in detail in table 9.
1996 nov 07 16 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 table 7 register map (notes 1 to 5) register d7 d6 d5 d4 d3 d2 d1 d0 name no. advanced control 0 x/24 pos free run pll auto odd/ even disable hdr roll display status row only disable odd/ even - r1 1/r11b select mode 1 vcs to scs 7 + p/ 8-bit acq on/off disablt pkt 26 dew/ full field tcs on t1 t0 page request address 2 --- - tb start column sc2 start column sc1 start column sc0 page request data 3 --- prd4 prd3 prd2 prd1 prd0 --- ----- display control (normal) 5 bkgnd out bkgnd in cor out cor in text out text in pon out pon in display control (news?ash /subtitle) 6 bkgnd out bkgnd in cor out cor in text out text in pon out pon in display mode 7 status top cursor on reveal on bottom half double height box on 24 box on 1to23 box on 0 --- ----- cursor row 9 - clear memory a0 r4 r3 r2 r1 r0 cursor column 10 -- c5 c4 c3 c2 c1 c0 cursor data 11 d7 d6 d5 d4 d3 d2 d1 d0 device status 11b 625/525 sync rom ver r4 rom ver r3 rom ver r2 rom ver r1 rom ver r0 text signal quality vcs signal quality
1996 nov 07 17 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 notes to table 7 1. the dash ( - ) indicates these bits are inactive and must be written to logic 0 for future compatibility. 2. all bits in registers r0 to r13 are cleared to logic 0 on power-up except bits d0 and d1 of registers r1, r5 and r6 which are set to logic 1. 3. all memory is cleared to space (00100000) on power-up, except row 0 column 7 chapter 0, which is alpha white (00000111) as the acquisition circuit is enabled but all pages are on hold. 4. tb must be set to logic 0 for normal operation. 5. the i 2 c-bus slave address is 00110001. table 8 register description register bit d0 to d7 function r0 avanced control - auto-increments to register 1 r1 1/r11b select selects reading of r11 if low or if high r11b. disable odd/ even forces odd/ even output low when logic 1. display status row when set = 1 and r1d6 = 1 open (8-bit mode) then all the text display is blanked out apart from the status row, this allows the page memory to be used for non-textural data, such as in the german top system. disable hdr roll disables green rolling header and time. auto odd/ even when set forces odd/ even low if any tv picture displayed, if disable odd/ even = 0 free run pll will force the display pll to free run in all conditions. x/24 pos automatic display of fastext prompt row when logic 1. r1 mode - auto-increments to register 2 t0, t1 interlace/non-interlace 312/313 line control (see table 10). tcs on text composite sync or direct sync select (see table 10 for ffb mode selection). dew/full field field-flyback or full-channel mode. acq on/off acquisition circuits turned off when logic 1. 7 + p/8-bit 7 bits with parity checking or 8-bit mode. disable pkt 26 disable automatic processing of packet 26. vcs to scs when logic 1 enables display of messages with 60 hz input signal. r2 page request address - auto-increments to register 3 start column sc0 to sc2 point to start column for page request data (see table 9). tb must be logic 0 for normal operation. r3 page request data - does not auto-increment (see table 9) r5 normal display control - auto-increments to register 6 r6 newsflash/subtitle display control - auto-increments to register 7; note 1 pon picture on. text text on. cor contrast reduction on. bkgnd background colour on.
1996 nov 07 18 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 note 1. these functions have in and out referring to inside and outside the boxing function respectively. r7 display mode - does not auto-increment box on 0 boxing function allowed on row 0. box on 1 to 23 boxing function allowed on rows1 to 23. box on 24 boxing function allowed on row 24. double height to display double height text. bottom half to select bottom half of page when double height = 1. reveal on to reveal concealed text. cursor on to display cursor. status top row 25 displayed above or below the main text. r9 cursor row - auto-increments to register 10 r0 to r4 active row for data written to or read from memory via the i 2 c-bus. a0 selects display memory page (when = 0) or extension memory (when = 1). clear mem when set to logic 1, clears the display memory. this bit is automatically reset. r10 cursor column - auto-increments to register 11 or 11b c0 to c5 active column for data written to or read from memory via the i 2 c-bus. r11 cursor data - does not auto-increment d0 to d7 data read from/written to memory via i 2 c-bus, at location pointed to by r9 and r10. this location automatically increments each time r11 is accessed. r11b device status - does not auto-increment vcs signal quality indicates that the video signal quality is good and pll is phase-locked to input video when logic 1. text signal quality if a good teletext signal is being received then logic 1. rom ver r0 to r4 indicated language/rom variant. for western european = 11000. 625/525 sync if the input video is a 525 line signal then logic 1. register bit d0 to d7 function
1996 nov 07 19 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 table 9 register map for page requests (r3) notes to table 9 1. abbreviations are as for table 5 except for do care bits. 2. when the do care bit is set to logic 1 this means the corresponding digit is to be taken into account for page requests. if the do care bit is set to logic 0 the digit is ignored. this allows, for example, normal or timed page selection. 3. if hold is set low, the page is held and not updated. 4. columns auto-increment on successive i 2 c-bus transmission bytes. 5. x = don't care. table 10 interlace/non-interlace 312/313 line control and odd/ even ?eld detection option notes 1. x = don't care. 2. reverts to interlaced mode if a newsflash or subtitle is being displayed. start column prd4 prd3 prd2 prd1 prd0 0 do care magazine hold mag2 mag1 mag0 1 do care page tens pt3 pt2 pt1 pt0 2 do care page units pu3 pu2 pu1 pu0 3 do care hours tens x x ht1 ht0 4 do care hours units hu3 hu2 hu1 hu0 5 do care minutes tens x mt2 mt1 mt0 6 do care minutes units mu3 mu2 mu1 mu0 tcs on ffb mode (1) t1 t0 result x 0 0 interlaced 312.5/312.5 lines x 0 1 non-interlaced 312/313 lines (note 2) x 1 0 non-interlaced 312/313 lines (note 2) 0 1 1 scs (scan composite sync) mode: ffb leading edge in ?rst broad pulse of ?eld 1 1 1 scs (scan composite sync) mode: ffb leading edge in second broad pulse of ?eld
1996 nov 07 20 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 clock systems crystal oscillator the crystal is a conventional 2-pin design operating at 27 mhz. it is capable of oscillating with both fundamental and third overtone mode crystals. external components should be used to suppress the fundamental output of the third overtone, as shown in fig.9. the crystal characteristics are given in table 11. table 11 crystal characteristics (see fig.9) symbol parameter typ. max. unit crystal (27 mhz, 3rd overtone) c1 series capacitance 1.7 - pf c0 parallel capacitance 5.2 - pf c l load capacitance 20 - pf r r resonance resistance - 50 w r1 series resistance 20 -w x a ageing - 5 10 - 6 year - 1 x j adjustment tolerance - 25 10 - 6 x d drift - 25 10 - 6 fig.9 crystal oscillator application diagram. handbook, full pagewidth 3 2 saa5254 mgd702 4 1 8.2 pf crystal oscillator 100 nf 15 pf 1 nf 3.3 m h 3.3 k w oscgnd oscin oscout v dd1 27 mhz 3rd overtone
1996 nov 07 21 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 character sets the wst specification allows the selection of national character sets via the page header transmission bits, c12 to c14. the basic 96 character sets differ only in 13 national option characters as indicated in tables 17, 18, 19 and 20 with reference to their table position in the basic character matrix illustrated in table 16. the saa5254 automatically decodes transmission bits c12 to c14. tables 12, 13, 14 and 15 illustrates the character matrixes. fig.10 character format. handbook, full pagewidth mla663 alphanumerics and graphics 'space' character 0000010 alphanumerics character 1011010 alphanumerics or blast-through alphanumerics character 0001001 alphanumerics character 1111111 contiguous graphics character 1111111 separated graphics character 1111111 separated graphics character 0110111 contiguous graphics character 0110111 background colour display colour = =
1996 nov 07 22 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 table 12 SAA5254P/e character data input decoding, west european languages; notes 1 to 9 for character version number (11000) see register 11b . handbook, full pagewidth mba429 normal height b 4 b 3 b 2 b 1 b 5 b 6 b 7 b 8 0 1 22a3 3a4 5 6 6a 77a 8 912131415 column r o w b i t s 0 0 0 0 0 0 0 1 0 or 1 0 1 0 0 0 1 1 0 or 1 0 1 1 0 0 1 1 0 1 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 0 0 1 1 1 14 1 1 1 0 so hold graphics 15 1 1 1 1 si release graphics 11 1 0 1 1 start box esc 12 1 1 0 0 black back - ground 13 1 1 0 1 double height new back - ground 10 1 0 1 0 end box separated graphics 9 1 0 0 1 steady contiguous graphics 8 1 0 0 0 flash conceal display 7 0 1 1 1 alpha - numerics white graphics white 6 0 1 1 0 alpha - numerics cyan graphics cyan 5 0 1 0 1 alpha - numerics magenta graphics magenta 4 0 1 0 0 alpha - numerics blue graphics blue 3 0 0 1 1 alpha - numerics yellow graphics yellow 2 0 0 1 0 alpha - numerics green graphics green 0 0 0 0 0 alpha - numerics black graphics black 1 0 0 0 1 alpha - numerics red graphics red (2) (2) (2) (2) (1) (2) (2) (1) (2) (1)
1996 nov 07 23 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 table 13 SAA5254P/h character data input decoding, east european languages; notes 1 to 9 for character version number (11001) see register 11b. handbook, full pagewidth mla961 normal height b 4 b 3 b 2 b 1 b 5 b 6 b 7 b 8 0 1 22a3 3a4 5 6 6a 77a 8 912131415 column r o w b i t s 0 0 0 0 0 0 0 1 0 or 1 0 1 0 0 0 1 0 0 or 1 0 1 1 0 0 1 1 0 1 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 0 0 1 1 1 14 1 1 1 0 so hold graphics 15 1 1 1 1 si release graphics 11 1 0 1 1 start box esc 12 1 1 0 0 black back - ground 13 1 1 0 1 double height new back - ground 10 1 0 1 0 end box separated graphics 9 1 0 0 1 steady contiguous graphics 8 1 0 0 0 flash conceal display 7 0 1 1 1 alpha - numerics white graphics white 6 0 1 1 0 alpha - numerics cyan graphics cyan 5 0 1 0 1 alpha - numerics magenta graphics magenta 4 0 1 0 0 alpha - numerics blue graphics blue 3 0 0 1 1 alpha - numerics yellow graphics yellow 2 0 0 1 0 alpha - numerics green graphics green 0 0 0 0 0 alpha - numerics black graphics black 1 0 0 0 1 alpha - numerics red graphics red (2) (2) (2) (2) (1) (2) (2) (1) (2) (1)
1996 nov 07 24 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 table 14 SAA5254P/t character data input decoding, west european and turkish languages; notes 1 to 9 for character version number (11010) see register 11b. handbook, full pagewidth mba431 normal height b 4 b 3 b 2 b 1 b 5 b 6 b 7 b 8 0 1 22a3 3a4 5 6 6a 77a 8 912131415 column r o w b i t s 0 0 0 0 0 0 0 1 0 or 1 0 1 0 0 0 1 1 0 or 1 0 1 1 0 0 1 1 0 1 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 0 0 1 1 1 14 1 1 1 0 so hold graphics 15 1 1 1 1 si release graphics 11 1 0 1 1 start box esc 12 1 1 0 0 black back - ground 13 1 1 0 1 double height new back - ground 10 1 0 1 0 end box separated graphics 9 1 0 0 1 steady contiguous graphics 8 1 0 0 0 flash conceal display 7 0 1 1 1 alpha - numerics white graphics white 6 0 1 1 0 alpha - numerics cyan graphics cyan 5 0 1 0 1 alpha - numerics magenta graphics magenta 4 0 1 0 0 alpha - numerics blue graphics blue 3 0 0 1 1 alpha - numerics yellow graphics yellow 2 0 0 1 0 alpha - numerics green graphics green 0 0 0 0 0 alpha - numerics black graphics black 1 0 0 0 1 alpha - numerics red graphics red (2) (2) (2) (2) (1) (2) (2) (1) (2) (1)
1996 nov 07 25 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 table 15 SAA5254P/r character data input decoding, baltic and cyrillic languages; notes 1 to 9 for character version number (11101) see register 11b. handbook, full pagewidth normal height b 4 b 3 b 2 b 1 b 5 b 6 b 7 b 8 0 1 22a3 3a4 5 6 6a 77a 8 912131415 column r o w b i t s 0 0 0 0 0 0 0 1 0 or 1 0 1 0 0 0 1 1 0 or 1 0 1 1 0 0 1 1 0 1 0 0 0 1 0 1 1 0 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 0 0 1 1 1 14 1 1 1 0 so hold graphics 15 1 1 1 1 si release graphics 11 1 0 1 1 start box twist 12 1 1 0 0 black back - ground 13 1 1 0 1 double height new back - ground 10 1 0 1 0 end box separated graphics 9 1 0 0 1 steady contiguous graphics 8 1 0 0 0 flash conceal display 7 0 1 1 1 alpha - numerics white graphics white 6 0 1 1 0 alpha - numerics cyan graphics cyan 5 0 1 0 1 alpha - numerics magenta graphics magenta 4 0 1 0 0 alpha - numerics blue graphics blue 3 0 0 1 1 alpha - numerics yellow graphics yellow 2 0 0 1 0 alpha - numerics green graphics green 0 0 0 0 0 alpha - numerics black graphics black 1 0 0 0 1 alpha - numerics red graphics red mba648 - 1 (1) (1) (2) (2) (2) (2) (2) (2) (2)
1996 nov 07 26 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 notes to tables 12, 13 14 and 15 1. these control characters are reserved for compatibility with other data codes. 2. these control characters are presumed before each row begins. 3. control characters shown in columns 0 and 1 are normally displayed as spaces. 4. characters may be referred to by column and row (for example 2/5 refers to %). 5. black represents displayed colour. white represents background. 6. the saa5254 national option characters are illustrated in tables 17, 18, 19 and 20. 7. characters 8/6, 8/7, 9/5, 9/6 and 9/7 are special characters for combining with character 8/5 (e, h and t codes only). 8. national option characters will be displayed according to the setting of control bits c12 to c14. these will be mapped into the basic code table into positions shown in tables 17, 18, 19 and 20. 9. columns 2a, 3a, 6a and 7a are displayed in graphics mode.
1996 nov 07 27 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 table 16 saa5254 basic character matrix; note 1 note to table 16 1. where: nc = national option character position. f ull pagewidth mla630 2/1 2/0 2/8 3/0 3/8 4/0 4/8 5/0 5/8 7/8 6/8 7/0 nc 6/0 nc 2/9 3/1 3/9 4/1 4/9 5/1 5/9 6/1 6/9 7/1 7/9 2/2 2/10 3/2 3/10 4/2 4/10 5/2 5/10 6/2 6/10 7/2 7/10 2/11 3/3 3/11 4/3 4/11 5/3 6/3 6/11 7/3 2/12 3/4 3/12 4/4 4/12 5/4 6/4 6/12 7/4 2/5 2/13 3/5 3/13 4/5 4/13 5/5 6/5 6/13 7/5 2/6 2/14 3/6 3/14 4/6 4/14 5/6 6/6 7/6 2/7 2/15 3/7 3/15 4/7 4/15 5/7 6/7 6/15 7/7 7/15 2/3 nc 5/11 nc 5/12 nc 5/13 nc 5/14 nc 5/15 nc 7/11 nc 7/12 nc 7/13 nc 7/14 nc 2/4 nc
1996 nov 07 28 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 table 17 SAA5254P/e national option character set table 18 SAA5254P/h national option character set h andbook, full pagewidth mlb458 language c12 c13 c14 phcb 000 001 010 011 100 french italian swedish german english 2 / 3 2 / 4 4 / 0 5 / 11 5 / 12 5 / 13 5 / 14 5 / 15 6 / 0 7 / 11 7 / 12 7 / 13 7 / 14 character position (column / row) spanish 101 (1) (1) phcb are the page header control bits. other combinations default to english. handbook, full pagewidth mla966 language c12 c13 c14 phcb (1) 000 001 010 101 110 111 rumanian czechoslovakia serbo-croat swedish german polish 2 / 3 2 / 4 4 / 0 5 / 11 5 / 12 5 / 13 5 / 14 5 / 15 6 / 0 7 / 11 7 / 12 7 / 13 7 / 14 character position (column / row) (1) phcb are the page header control bits. other combinations default to german. only the above characters change with the phcb. all other characters in the basic set are shown in table 16.
1996 nov 07 29 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 table 19 SAA5254P/t national option character set a ndbook, full pagewidth mba430 language c12 c13 c14 phcb (1) 000 001 110 011 100 101 spanish french italian turkish german english 2 / 3 2 / 4 4 / 0 5 / 11 5 / 12 5 / 13 5 / 14 5 / 15 6 / 0 7 / 11 7 / 12 7 / 13 7 / 14 character position (column / row) (1) phcb are the page header control bits. other combinations default to english. only the above characters change with the phcb. all other characters in the basic set are shown in table 16.
1996 nov 07 30 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 table 20 SAA5254P/r national option character set handbook, full pagewidth language c12 c13 c14 phcb (1) 010 011 100 russian lettish / lithuanian estonian 2 / 3 2 / 4 4 / 0 5 / 11 5 / 12 5 / 13 5 / 14 5 / 15 6 / 0 7 / 11 7 / 12 7 / 13 7 / 14 character position (column / row) mea597 234567 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 (1) phcb are the page header control bits. other combinations default to estonian.
1996 nov 07 31 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 application information fig.11 application diagram; sot129 (dip40). (1) value dependent on application. mlb210 odd/even cor 2.7 k w 2.7 k w y i.c. v dd v dd r g b blan r9 r10 lk2 lk1 cvbs 100 nf r17 27 k w c7 100 nf 100 nf v dd v dd2 c8 100 nf oscout oscin v dd1 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 25 27 28 29 30 31 32 33 34 35 36 37 38 39 40 saa5254 v ddd sda scl v ss3 v ss (1) rgbref sttv/lfb pol vcr/ffb v ss2 (1) (1) iref black oscgnd ref v ss v ss v ss v ss1 3 2 4 1 8.2 pf 100 nf 15 pf x1 27 mhz, 3rd overtone 1 nf 3.3 m h r1 3.3 k w c1 c2 c3 l1 c4
1996 nov 07 32 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 package outline unit a max. 1 2 b 1 cd e e m h l references outline version european projection issue date iec jedec eiaj mm inches dimensions (inch dimensions are derived from the original mm dimensions) sot129-1 92-11-17 95-01-14 a min. a max. b z max. w m e e 1 1.70 1.14 0.53 0.38 0.36 0.23 52.50 51.50 14.1 13.7 3.60 3.05 0.254 2.54 15.24 15.80 15.24 17.42 15.90 2.25 4.7 0.51 4.0 0.067 0.045 0.021 0.015 0.014 0.009 2.067 2.028 0.56 0.54 0.14 0.12 0.01 0.10 0.60 0.62 0.60 0.69 0.63 0.089 0.19 0.020 0.16 051g08 mo-015aj m h c (e ) 1 m e a l seating plane a 1 w m b 1 e d a 2 z 40 1 21 20 b e pin 1 index 0 5 10 mm scale note 1. plastic or metal protrusions of 0.25 mm maximum per side are not included. (1) (1) (1) dip40: plastic dual in-line package; 40 leads (600 mil) sot129-1
1996 nov 07 33 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 soldering introduction there is no soldering method that is ideal for all ic packages. wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. however, wave soldering is not always suitable for surface mounted ics, or for printed-circuits with high population densities. in these situations reflow soldering is often used. this text gives a very brief insight to a complex technology. a more in-depth account of soldering ics can be found in our ic package databook (order code 9398 652 90011). soldering by dipping or by wave the maximum permissible temperature of the solder is 260 c; solder at this temperature must not be in contact with the joint for more than 5 seconds. the total contact time of successive solder waves must not exceed 5 seconds. the device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (t stg max ). if the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. repairing soldered joints apply a low voltage soldering iron (less than 24 v) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. if the temperature of the soldering iron bit is less than 300 c it may remain in contact for up to 10 seconds. if the bit temperature is between 300 and 400 c, contact may be up to 5 seconds.
1996 nov 07 34 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 definitions life support applications these products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify philips for any damages resulting from such improper use or sale. purchase of philips i 2 c components data sheet status objective speci?cation this data sheet contains target or goal speci?cations for product development. preliminary speci?cation this data sheet contains preliminary data; supplementary data may be published later. product speci?cation this data sheet contains ?nal product speci?cations. limiting values limiting values given are in accordance with the absolute maximum rating system (iec 134). stress above one or more of the limiting values may cause permanent damage to the device. these are stress ratings only and operation of the device at these or at any other conditions above those given in the characteristics sections of the speci?cation is not implied. exposure to limiting values for extended periods may affect device reliability. application information where application information is given, it is advisory and does not form part of the speci?cation. purchase of philips i 2 c components conveys a license under the philips i 2 c patent to use the components in the i 2 c system provided the system conforms to the i 2 c specification defined by philips. this specification can be ordered using the code 9398 393 40011.
1996 nov 07 35 philips semiconductors preliminary speci?cation integrated vip and teletext decoder (ivt1.1x) saa5254 notes
internet: http://www.semiconductors.philips.com philips semiconductors C a worldwide company ? philips electronics n.v. 1996 sca52 all rights are reserved. reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. the information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. no liability will be accepted by the publisher for any consequence of its use. publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. netherlands: postbus 90050, 5600 pb eindhoven, bldg. vb, tel. +31 40 27 82785, fax. +31 40 27 88399 new zealand: 2 wagener place, c.p.o. box 1041, auckland, tel. +64 9 849 4160, fax. +64 9 849 7811 norway: box 1, manglerud 0612, oslo, tel. +47 22 74 8000, fax. +47 22 74 8341 philippines: philips semiconductors philippines inc., 106 valero st. salcedo village, p.o. box 2108 mcc, makati, metro manila, tel. +63 2 816 6380, fax. +63 2 817 3474 poland: ul. lukiska 10, pl 04-123 warszawa, tel. +48 22 612 2831, fax. +48 22 612 2327 portugal: see spain romania: see italy russia: philips russia, ul. usatcheva 35a, 119048 moscow, tel. +7 095 247 9145, fax. +7 095 247 9144 singapore: lorong 1, toa payoh, singapore 1231, tel. +65 350 2538, fax. +65 251 6500 slovakia: see austria slovenia: see italy south africa: s.a. philips pty ltd., 195-215 main road martindale, 2092 johannesburg, p.o. box 7430 johannesburg 2000, tel. +27 11 470 5911, fax. +27 11 470 5494 south america: rua do rocio 220, 5th floor, suite 51, 04552-903 s?o paulo, s?o paulo - sp, brazil, tel. +55 11 821 2333, fax. +55 11 829 1849 spain: balmes 22, 08007 barcelona, tel. +34 3 301 6312, fax. +34 3 301 4107 sweden: kottbygatan 7, akalla, s-16485 stockholm, tel. +46 8 632 2000, fax. +46 8 632 2745 switzerland: allmendstrasse 140, ch-8027 zrich, tel. +41 1 488 2686, fax. +41 1 481 7730 taiwan: philips taiwan ltd., 23-30f, 66, chung hsiao west road, sec. 1, p.o. box 22978, taipei 100, tel. +886 2 382 4443, fax. +886 2 382 4444 thailand: philips electronics (thailand) ltd., 209/2 sanpavuth-bangna road prakanong, bangkok 10260, tel. +66 2 745 4090, fax. +66 2 398 0793 turkey: talatpasa cad. no. 5, 80640 gltepe/istanbul, tel. +90 212 279 2770, fax. +90 212 282 6707 ukraine : philips ukraine, 4 patrice lumumba str., building b, floor 7, 252042 kiev, tel. +380 44 264 2776, fax. +380 44 268 0461 united kingdom: philips semiconductors ltd., 276 bath road, hayes, middlesex ub3 5bx, tel. +44 181 730 5000, fax. +44 181 754 8421 united states: 811 east arques avenue, sunnyvale, ca 94088-3409, tel. +1 800 234 7381 uruguay: see south america vietnam: see singapore yugoslavia: philips, trg n. pasica 5/v, 11000 beograd, tel. +381 11 625 344, fax.+381 11 635 777 for all other countries apply to: philips semiconductors, marketing & sales communications, building be-p, p.o. box 218, 5600 md eindhoven, the netherlands, fax. +31 40 27 24825 argentina: see south america australia: 34 waterloo road, north ryde, nsw 2113, tel. +61 2 9805 4455, fax. +61 2 9805 4466 austria: computerstr. 6, a-1101 wien, p.o. box 213, tel. +43 1 60 101, fax. +43 1 60 101 1210 belarus: hotel minsk business center, bld. 3, r. 1211, volodarski str. 6, 220050 minsk, tel. +375 172 200 733, fax. +375 172 200 773 belgium: see the netherlands brazil: see south america bulgaria: philips bulgaria ltd., energoproject, 15th floor, 51 james bourchier blvd., 1407 sofia, tel. +359 2 689 211, fax. +359 2 689 102 canada: philips semiconductors/components, tel. +1 800 234 7381 china/hong kong: 501 hong kong industrial technology centre, 72 tat chee avenue, kowloon tong, hong kong, tel. +852 2319 7888, fax. +852 2319 7700 colombia: see south america czech republic: see austria denmark: prags boulevard 80, pb 1919, dk-2300 copenhagen s, tel. +45 32 88 2636, fax. +45 31 57 1949 finland: sinikalliontie 3, fin-02630 espoo, tel. +358 9 615800, fax. +358 9 61580/xxx france: 4 rue du port-aux-vins, bp317, 92156 suresnes cedex, tel. +33 1 40 99 6161, fax. +33 1 40 99 6427 germany: hammerbrookstra?e 69, d-20097 hamburg, tel. +49 40 23 53 60, fax. +49 40 23 536 300 greece: no. 15, 25th march street, gr 17778 tavros/athens, tel. +30 1 4894 339/239, fax. +30 1 4814 240 hungary: see austria india: philips india ltd, shivsagar estate, a block, dr. annie besant rd. worli, mumbai 400 018, tel. +91 22 4938 541, fax. +91 22 4938 722 indonesia: see singapore ireland: newstead, clonskeagh, dublin 14, tel. +353 1 7640 000, fax. +353 1 7640 200 israel: rapac electronics, 7 kehilat saloniki st, tel aviv 61180, tel. +972 3 645 0444, fax. +972 3 649 1007 italy: philips semiconductors, piazza iv novembre 3, 20124 milano, tel. +39 2 6752 2531, fax. +39 2 6752 2557 japan: philips bldg 13-37, kohnan 2-chome, minato-ku, tokyo 108, tel. +81 3 3740 5130, fax. +81 3 3740 5077 korea: philips house, 260-199 itaewon-dong, yongsan-ku, seoul, tel. +82 2 709 1412, fax. +82 2 709 1415 malaysia: no. 76 jalan universiti, 46200 petaling jaya, selangor, tel. +60 3 750 5214, fax. +60 3 757 4880 mexico: 5900 gateway east, suite 200, el paso, texas 79905, tel. +9-5 800 234 7381 middle east: see italy printed in the netherlands 537021/00/02/pp36 date of release: 1996 nov 07 document order number: 9397 750 01015


▲Up To Search▲   

 
Price & Availability of SAA5254P

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X